Post-Correcting ADC Errors with Neural Networks

When implemented on an ASIC, a neural network designed by NXP Eindhoven requires just 15% of the area of the ADC while consuming roughly 16 times less power under normal operating conditions.